


HARVEY MUDD COLLEGE

Department of Engineering

FIR Filter

E158 - CMOS VLSI Final Report



by

Jerry Hsiung, Max Waugaman

April 2015

Contents

1	Main Report	1
1.1	Introduction	1
1.2	Specification	2
1.2.1	Data input and output	2
1.2.2	Clocks	3
1.2.3	Shift in	3
1.3	Floorplan	4
1.4	Verification	7
1.5	Postfabrication Test Plan	7
1.6	Design Time	7
1.7	File Locations	7
1.8	References	8
A	Verilog Code	9
B	Schematics	20
C	Layout	32

Chapter 1

Main Report

1.1 Introduction

This paper describes the final project for the class: E158 - CMOS VLSI. The team implemented a finite impulse response (FIR) filter in a 1.5 x 1.5 mm 40-pin MOSIS "TinyChip" fabricated in a 0.6 μm process. The project size is 5000 x 5000 λ including I/O pads. The core of this project fits in a 3400 x 3400 λ box. Of the 40 pins, four are dedicated to VDD, and four to GND.

The FIR filter implemented is a fourth-order, causal discrete-time filter that is typically seen in signal processing. The chip consists of two sets of registers to hold two kinds of inputs: the 8-bit input signal $a[n]$ and its time delayed values, and four 8-bit coefficients, c_0, c_1, c_2, c_3 . The user of the chip can change the behavior of the filter by inputting their own coefficients using a shift chain. Each value of the output sequence is a weighted sum of the most recent input values, which can be described as the equation below:

$$y[n] = c_0a[n] + c_1a[n - 1] + c_2a[n - 2] + c_3a[n - 3]$$

The multiplier in the FIR filter is time multiplexed, so the chip only outputs a new result once every four clock periods after the accumulations finish. Besides the input and output registers, the FIR filter chip also consists of an 8-bit multiplier that calculates the product of each shifted input with its corresponding coefficients, and an 18-bit adder that accumulates the results. See Figure 1.1 for more detail.

1.2 Specification

The following section describes the operation of the filter. In addition, Figure 1.1 describes FIR filter design. The chip is used as follows

1. Load coefficients using shiftIn and shiftClk1,2.
2. Apply input data to pins a[7:0].
3. Run the main clock (ph1, ph2) for four cycles.
4. Read the filtered output on pins y[17:0].
5. Repeat steps 2-4.




FIGURE 1.1: Schematic of the FIR filter

1.2.1 Data input and output

The eight input pins a[7:0] connect to the filter input data. The filtered output is located on eighteen pins y[17:0]. The FIR filter time multiplexes the multiplier four times, so the data throughput is effectively one fourth the main clock input (ph1, ph2). The values on pins y[17:0] update every fourth cycle of ph1 and ph2. The input pins a[7:0] should be held constant for four cycles of the main clock (ph1, ph2) and update synchronously with it.

Inputs	Description
a[7:0]	Input data
ph1	Main clock phase 1
ph2	Main clock phase 2
shiftClk1	Shift chain clock phase 1
shiftClk2	Shift chain clock phase 2
shiftIn	Shift in data to the coefficients
reset	Reset pin
Outputs	Description
y[17:0]	Filtered Output
Bidirectional	Description
vdd	Power
gnd	Ground

FIGURE 1.2: Table of chip inputs and outputs

1.2.2 Clocks

ph1 and ph2 are non-overlapping clocks that operate the filter. shiftClk1 and shiftClk2 are used to load the coefficients into the shift registers. The main clock (ph1, ph2) and the shift clock (shiftClk1, shiftClk2) can never operate at the same time. For example, if ph1 and ph2 are toggling, shiftClk1 and shiftClk2 should be held low. This constraint prevents asynchronous operation. Reset clears the accumulator, input data registers, and output register.


1.2.3 Shift in

The shiftIn input is used to load each bit of the coefficient data. This input should be updated synchronously with each cycle of the shift clock (shiftClk1, shiftClk2). The following input stream loads the coefficients $c_0 = 7$, $c_1 = 8$, $c_2 = 128$, and $c_3 = 200$ where $y = a[n] \cdot c_0 + a[n-1] \cdot c_1 + a[n-2] \cdot c_2 + a[n-3] \cdot c_3$. The most recent input bit is located to the left of the bit stream listed below

$$\begin{aligned}
 \text{shiftIn} &= c_0, c_1, c_2, c_3 \\
 &= 8'b7, 8'b8, 8'b128, 8'b200 \\
 &= 00000111_00001000_10000000_11001000 \\
 &\leftarrow \text{most recent bit} \text{ --- oldest bit } \rightarrow
 \end{aligned}$$

1.3 Floorplan

There are three major portions of the design. The first is the datapath, which is described in Figure 1.1; the second is the synthesized controller; the third is the 8-bit unsigned multiplier. The datapath includes components such as the 8-bit registers, mux-4s, and an 18bit adder. The team estimated their sizes mainly using MIPS8 components from the mudd11 library, and came up with the estimated datapath size of $2500 \times 1200 \lambda$. The controller is fairly simple, so the team estimated its size at $1000 \times 500 \lambda$ (half the mips8 controller). After researching 8-bit multipliers built by other designers, the team estimated the 8-bit multiplier to be $1000 \times 1000 \lambda$. These multipliers used radix 4 Booth encoding and were much smaller in area than our design. The team implemented an 8-bit unsigned multiplier using arrays of carry-save adders (CSA) and a carry propagate adder (CPA) described in the textbook. The team used a carry-lookahead adder modified from project 1 for the CPA. The comparison between the proposed floorplan and the final floorplan is shown below. Figure 1.3a is the floor plan of the proposal, and Figure 1.3b is the floor plan of the final design.



(A) Proposal floor plan

(B) Final floor plan

FIGURE 1.3: Comparison of proposed floor plan and final floor plan

From the comparison above, it appears datapath was well-estimated. The final layout differed by 200λ in width, and by 400λ in height. One reason for the size difference was the implementation of the enable-resettable flops for the output signals. In the team's initial design, only resettable flops were used. Since the output signal flops operates at four-times the period than the input signal flops, the team originally planned to introduce a slower two-phase clock into the chip to trigger the output flops. However, a better design that uses enabled flops was implemented. As a result, the height of the datapath

increased. In addition, the final datapath layout includes surrounding power and ground rails.

The size of the controller turned out to be smaller than the estimation, which was what the team expected.

The size of the multiplier had the biggest change before and after the implementation of the chip. This is due to the fact that the team decided to switch design from a modified booth encoding radix-4 8-bit multiplier to a simpler CSA-CPA unsigned multiplier. The width of the multiplier turned out to be twice the original estimation. This is because the team moved the CPA adder to the right side of the multiplier instead of placing them below the CSA arrays. One reason that caused this change is that after the datapath was laid out and the controller was synthesized, the team realized there were not much space left in the height of the chip. Therefore, the team decided to move the CPA of the multiplier to the right side. As a result, the width of the multiplier increased to almost double the proposed plan. However, this provided a better placement for each component in the final layout of the chip.

Figure 1.4 contains the original sliceplan for the datapath and Figure 1.5 contains the actual sliceplan.




FIGURE 1.4: Original Sliceplan of the datapath

Figure 1.6 shows the assignments of the pins on the padframe:




FIGURE 1.5: Updated Sliceplan of the datapath




FIGURE 1.6: The pins assigned on the padframe

1.4 Verification

All components of our design passed our verification tests including the imported GDS file. The final schematic passes our verilog testbench and all layouts pass LVS and DRC. The verilog testbench uses directed and randomized tests. We tested the filter on randomized and directed sequences of $a[7:0]$ and interesting coefficient values including zeros and all ones. The correct output for a given test vector was calculated by the testbench independently of the design, and the output was verified after each new input $a[7:0]$. We wrote scripts that generate the test vectors and shift sequences. These scripts and the verilog testbench are included in the appendices.

1.5 Postfabrication Test Plan

We plan to test the chip using the TestosterIC Device Under Test board. First, we will check the resistance between power and ground to make sure the chip isn't shorted. The resistance between power and ground should be much higher ($10x +$) than that between ground and ground. After checking the chip for shorts, we will use the TestosterIC DUT board to test the chip. We plan to convert our testbench into the appropriate format for the TestosterIC DUT board and setup a computer with the appropriate software to use the test board. If we are unable to set up the software and use the test board, then we will use an FPGA and bread board to stimulate the chip inputs and test it for functionality.

1.6 Design Time

The table below includes our design time for each portion of the project

Project Proposal	19 hours
Verilog	6 hours
Schematic	15 hours
Layout	18 hours
Total	58 hours

1.7 File Locations

The following is a list of all relevant file locations.

1. Verilog testbench and model:
/home/mwaugaman/IC_CAD/cadence/e158proj2/testing/proj2.sv
2. Python script to generate testvectors:
/home/mwaugaman/IC_CAD/cadence/e158proj2/testing/genTV.py
3. Synthesis results:
/home/mwaugaman/IC_CAD/cadence/e158proj2/soc
4. Multiplier Library:
/home/mwaugaman/IC_CAD/cadence/e158proj2/proj2_multiplier
5. Datpath, Controller, and Chip Library:
/home/mwaugaman/IC_CAD/cadence/e158proj2/proj2
6. PDF of this report:
/home/mwaugaman/IC_CAD/cadence/e158proj2/report/proj2.pdf
7. PDF chip plot:
/home/mwaugaman/IC_CAD/cadence/e158proj2/report/proj2Plot.pdf
8. GDS file:
/home/mwaugaman/IC_CAD/cadence/chip.gds

1.8 References

- I. Huang, Da, Nassery, Afsaneh. "Modified Booth Encoding Radix-4 8-bit Multiplier." <http://people.ee.duke.edu/~jmorizio/ece261/F08/projects/MULT.pdf>
- II. "Know About Modified Booth Algorithm". <http://www.efxkits.us/modified-booth-algorithm/>.
- III. Minu, Thomas. "Design and Simulation of Radix-8 Booth Encoder Multiplier for Signed and Unsigned Numbers". <http://www.ijirst.org/articles/IJIRSTV11I1008.pdf>

Appendix A

Verilog Code

proj2.sv:

```
1 module datapath(input logic ph1, ph2, shiftIn, shiftClk1, shiftClk2,
2     reset, enData, clearAccum,
3     input logic [1:0] muxControl,
4     input logic [15:0] multR,
5     input logic [7:0] a,
6     output logic [7:0] coef, dOut,
7     output logic [17:0] y);
8     `timescale 1ns / 100ps
9     logic s1, s2, s3, cout;
10    logic [7:0] a0, a1, a2, a3, c0, c1, c2, c3;
11    logic [17:0] accumQ, accumD;
12
13    // Mux's to select the coefficient and data
14    mux4 #(8) m4d( a0, a1, a2, a3, muxControl, dOut);
15    mux4 #(8) m4c(c0, c1, c2, c3, muxControl, coef);
16
17    // 18 bit adder
18    logic [7:0] test_multr;
19    assign test_multr = {2'b00, multR[15:8]};
20    adder_cout #(8) add8(multR[7:0], accumQ[7:0], accumD[7:0], cout);
21    adder_cin #(10) add10({2'b00, multR[15:8]}, accumQ[17:8], cout, accumD
22        [17:8]);
23
24    // Data delay registers
25    flopenr #(8) d0(ph1, ph2, reset, enData, a, a0);
26    flopenr #(8) d1(ph1, ph2, reset, enData, a0, a1);
27    flopenr #(8) d2(ph1, ph2, reset, enData, a1, a2);
28    flopenr #(8) d3(ph1, ph2, reset, enData, a2, a3);
```

```

29 // Coefficient shift registers
    sflop_8 c0reg(shiftClk1, shiftClk2, shiftIn, c0);
31 sflop_8 c1reg(shiftClk1, shiftClk2, c0[7], c1);
    sflop_8 c2reg(shiftClk1, shiftClk2, c1[7], c2);
33 sflop_8 c3reg(shiftClk1, shiftClk2, c2[7], c3);

35 // Accumulate register
    flopr #(8) acc8(ph1, ph2, clearAccum, accumD[7:0], accumQ[7:0]);
37 flopr #(10) acc10(ph1, ph2, clearAccum, accumD[17:8], accumQ[17:8]);

39 // Output register
    flopenr #(8) r8(ph1, ph2, reset, enData, accumD[7:0], y[7:0]);
41 flopenr #(10) r10(ph1, ph2, reset, enData, accumD[17:8], y[17:8]);

43 endmodule

45
46 module top(input logic ph1, ph2, shiftClk1, shiftClk2,
47             shiftIn, reset,
48             input logic [7:0] a,
49             output logic [17:0] y);

51     logic clearAccum, enData;
52     logic [1:0] muxControl;
53     logic [7:0] coef, dOut;
54     logic [15:0] multR;

55     datapath dp(.);
56     controller c(.);
57     multiplier #(8) m(coef, dOut, multR);
59 endmodule

61 module adder
    #(parameter width = 18)
63     (input logic [width-1:0] a, b,
64      output logic [width-1:0] y);

65     assign y = a + b;
67 endmodule

69 module adder_cin
    #(parameter width = 18)
71     (input logic [width-1:0] a, b,
72      input logic cin,
73      output logic [width-1:0] y);

75     assign y = a + b + cin;
    endmodule

```

```
77 module adder_cout
79     #(parameter width = 18)
      (input logic [width-1:0] a, b,
81     output logic [width-1:0] y,
      output logic cout);
83
      assign {cout, y} = a + b;
85 endmodule
87 // states and instructions
      typedef enum logic [1:0] {STATE_1 = 2'b00,
89         STATE_2 = 2'b01,
          STATE_3 = 2'b10,
91         STATE_4 = 2'b11
          } statetype;
93
      module controller(input logic ph1, ph2, reset,
95         output logic enData, clearAccum,
          output logic [1:0] muxControl);
97
99     // State registers
      statetype state;
101
      statelogic statelog(ph1, ph2, reset, state);
103     outputlogic outputlog(state, ph2, enData, clearAccum, muxControl);
105 endmodule
107
      module statelogic(input logic ph1, ph2, reset,
109         output statetype state);
111
          statetype nextstate;
          logic [1:0] state_logic;
113         //
115         flopr #(2) statereg(ph1, ph2, reset, nextstate, state_logic);
          assign state = statetype'(state_logic);
117
          // Next state logic
119         always_comb
          begin
121             case (state)
                STATE_1 : nextstate = STATE_2 ;
123             STATE_2 : nextstate = STATE_3 ;
                STATE_3 : nextstate = STATE_4 ;
```

```
125     STATE4 : nextstate = STATE1 ;
126         default: nextstate = STATE1; // should never happen
127     endcase
128     end
129 endmodule

131 module outputlogic(input statetype state ,
132                   input logic ph2,
133                   output logic enData, clearAccum ,
134                   output logic [1:0] muxControl);
135
136     // Output logic
137     always_comb
138     begin
139         case (state)
140             STATE1 :
141                 begin
142                     muxControl = 2'b00;
143                     enData = 0;
144                     clearAccum = 0;
145                 end
146             STATE2 :
147                 begin
148                     muxControl = 2'b01;
149                     enData = 0;
150                     clearAccum = 0;
151                 end
152             STATE3 :
153                 begin
154                     muxControl = 2'b10;
155                     enData = 0;
156                     clearAccum = 0;
157                 end
158             STATE4 :
159                 begin
160                     muxControl = 2'b11;
161                     enData = 1;
162                     clearAccum = 1;
163                 end
164             default : muxControl = 2'b00;
165         endcase
166     end
167 endmodule

169 module flop #(parameter WIDTH = 8)
170     (input logic          ph1, ph2,
171      input logic [WIDTH-1:0] d,
172      output logic [WIDTH-1:0] q);
```

```
173
175   logic [WIDTH-1:0] mid;
177   latch #(WIDTH) master(ph2, d, mid);
178   latch #(WIDTH) slave(ph1, mid, q);
179 endmodule

181 module flopr #(parameter WIDTH = 8)
182     (input logic          ph1, ph2, reset ,
183      input logic [WIDTH-1:0] d,
184      output logic [WIDTH-1:0] q);
185
186     logic [WIDTH-1:0] d2, resetval;
187
188     assign resetval = 0;
189
190     mux2 #(WIDTH) enrmux(d, resetval, reset, d2);
191     flop #(WIDTH) f(ph1, ph2, d2, q);
192 endmodule

193 module flopenr #(parameter WIDTH = 8)
194     (input logic          ph1, ph2, reset, en,
195      input logic [WIDTH-1:0] d,
196      output logic [WIDTH-1:0] q);
197
198     logic [WIDTH-1:0] d2, resetval;
199
200     assign resetval = 0;
201
202     mux3 #(WIDTH) enrmux(q, d, resetval, {reset, en}, d2);
203     flop #(WIDTH) f(ph1, ph2, d2, q);
204 endmodule

207 module latch #(parameter WIDTH = 8)
208     (input logic          ph,
209      input logic [WIDTH-1:0] d,
210      output logic [WIDTH-1:0] q);
211
212     always_latch
213         if (ph) q <= d;
214 endmodule

215
217 module multiplier
218     #(parameter width = 8)
219     (input logic [width-1:0] a, b,
220      output logic [2*width-1:0] y);
```

```
221   assign y = a*b;
      // Write out the custom logic
223
225
227 module mux2
      #(parameter width = 8)
229   (input logic [width-1:0] d0, d1,
      input logic s,
231   output logic [width-1:0] y);

233   assign y = s ? d1 : d0;
235 endmodule

237 module mux4
      #(parameter width = 8)
      (input logic [width-1:0] d0, d1, d2, d3,
239   input logic [1:0] s,
      output logic [width-1:0] y);

241   logic [width-1:0] low, hi;
243   mux2 #(width) lowmux(d0, d1, s[0], low);
      mux2 #(width) himux(d2, d3, s[0], hi);
245   mux2 #(width) outmux(low, hi, s[1], y);
247 endmodule

249 module mux3 #(parameter WIDTH = 8)
      (input logic [WIDTH-1:0] d0, d1, d2,
251   input logic [1:0] s,
      output logic [WIDTH-1:0] y);

253   always_comb
      casez (s)
255     2'b00: y = d0;
      2'b01: y = d1;
257     2'b1?: y = d2;
      endcase
259 endmodule

261 module sflop_8
      (input logic clk1, clk2,
263   input logic sin,
      output logic [7:0] q);

265   logic [7:0] mid;
267   flop #(1) sreg0(clk1, clk2, sin, q[0]);
      flop #(1) sreg1(clk1, clk2, q[0], q[1]);
```



```

269 flop #(1) sreg2(clk1, clk2, q[1], q[2]);
    flop #(1) sreg3(clk1, clk2, q[2], q[3]);
271 flop #(1) sreg4(clk1, clk2, q[3], q[4]);
    flop #(1) sreg5(clk1, clk2, q[4], q[5]);
273 flop #(1) sreg6(clk1, clk2, q[5], q[6]);
    flop #(1) sreg7(clk1, clk2, q[6], q[7]);
275 endmodule

```

testbench.sv:

```

1 module testbench();
3     logic ph1, ph2, reset, shiftIn, shiftClk1, shiftClk2;
    logic [7:0] a, a0, a1, a2, a3, testa;
5     logic [17:0] y;
    logic [17:0] result;
7
9     // Example testvector
    // tv =      0   -   0   _00000000
    //      shiftClkEn, shiftIn,      a
11
13    // Store the list of testvectors
    logic [9:0] testvector[2097151:0];
    logic [15:0] vecnum; // index of the current testvector
15    logic [9:0] tv, currVec, t0, t1, t2, t3;
    logic [31:0] errors;
17    logic [31:0] correct;
19
21    // Calculate the correct value given the test vectors
    always_comb
    begin
23        currVec = testvector[vecnum];
        t0 = testvector[vecnum - 8];
        t1 = testvector[vecnum - 12];
25        t2 = testvector[vecnum - 16];
        t3 = testvector[vecnum - 20];
27        a0 = t0[7:0];
        a1 = t1[7:0];
29        a2 = t2[7:0];
        a3 = t3[7:0];
31        result = dut.dp.c0 * a0 + dut.dp.c1 * a1 + dut.dp.c2 * a2 + dut.dp.c3 *
            a3;
    end
33
    // instantiate device to be tested

```

```
35 top dut(. *);
37 // initialize test
initial
39 begin
    // C:\Users\maxwaug\Google Drive\E 158\proj2\SourceTree\testing
41 // $readmemb("C:/Users/maxwaug/Google Drive/E 158/proj2/SourceTree/
testing/t1.v", testvector);
    $readmemb("D:/Max/Google Drive/E 158/proj2/SourceTree/testing/t1.v",
testvector);
43 vecnum = 0;
    errors = 0;
45 correct = 0;
    reset <= 1; # 20; reset <= 0;
47 end

49 // generate clock to sequence tests
always
51 begin
    ph1 = 0; ph2 = 0; #1;
53 ph1 = 1; # 4;
    ph1 = 0; #1;
55 ph2 = 1; # 4;
    end

57 // Check results on each new data cycle
59 always @(posedge dut.dp.enData )
begin
61 if(vecnum > (20 + 42)) begin
    if( result !== y ) begin
63 $display("Expected %d, actual %d", result , y);
        $display("c0 %d, c1 %d, c2 %d, c3 %d",
65 dut.dp.c0, dut.dp.c1, dut.dp.c2, dut.dp.c3);
        $display("a0 %d, a1 %d, a2 %d, a3 %d", a0, a1, a2, a3);
67 $display("vecnum %d", vecnum);
        $display("@%0dps", $time);
69 errors = errors +1;
    end else begin
71 correct = correct + 1;
    end
73 end
end

75 logic shiftClkEn;
77 // Make the second shift clock follow the first
always_comb
79 begin
    shiftClk1 = shiftClkEn & ph1;
```

```
81     shiftClk2 = shiftClkEn & ph2;
82     end
83
84     // Increment through the testvectors
85     always @(negedge ph1)
86     begin
87         if(vecnum > 2000)begin
88             $display("correct %d", correct);
89             $display("incorrect %d", errors);
90             $display("vecnum %d", vecnum);
91             $finish;
92         end else begin
93             tv = testvector[vecnum];
94             a = tv[7:0];
95             shiftIn = tv[8];
96             shiftClkEn = tv[9];
97             vecnum = vecnum +1;
98         end
99     end
100
101 endmodule
```

(part of) testvectors:

```
1 0_0_00000000
2 0_0_00000000
3 0_0_00000000
4 0_0_00000000
5 0_0_00000000
6 0_0_00000000
7 0_0_00000000
8 0_0_00000000
9 1_0_00000000
10 1_0_00000000
11 1_0_00000000
12 1_0_00000000
13 1_0_00000000
14 1_0_00000000
15 1_0_00000000
16 1_1_00000000
17 1_0_00000000
18 1_0_00000000
19 1_0_00000000
20 1_0_00000000
21 1_1_00000000
```

```
1_0_00000000
23 1_1_00000000
1_0_00000000
25 1_0_00000000
1_0_00000000
27 1_0_00000000
1_0_00000000
29 1_0_00000000
1_0_00000000
31 1_1_00000000
1_0_00000000
33 1_0_00000000
1_0_00000000
35 1_0_00000000
1_0_00000000
37 1_0_00000000
1_1_00000000
39 1_0_00000000
1_1_00000000
41 0_0_01101101
0_0_01101101
43 0_0_01101101
0_0_01101101
45 0_0_00111111
0_0_00111111
47 0_0_00111111
0_0_00111111
49 0_0_10011011
0_0_10011011
51 0_0_10011011
0_0_10011011
53 0_0_10100000
0_0_10100000
55 0_0_10100000
0_0_10100000
57 0_0_11100101
0_0_11100101
59 0_0_11100101
0_0_11100101
61 0_0_10110001
0_0_10110001
63 0_0_10110001
0_0_10110001
65 0_0_01011001
0_0_01011001
67 0_0_01011001
0_0_01011001
69 0_0_10000011
```

```
0_0_10000011
71 0_0_10000011
0_0_10000011
73 0_0_10111110
0_0_10111110
75 0_0_10111110
0_0_10111110
77 0_0_01001011
0_0_01001011
79 0_0_01001011
0_0_01001011
81 0_0_01111000
0_0_01111000
83 0_0_01111000
0_0_01111000
85 0_0_01111111
0_0_01111111
87 0_0_01111111
0_0_01111111
89 0_0_00001100
0_0_00001100
91 0_0_00001100
0_0_00001100
93 0_0_11010100
0_0_11010100
95 0_0_11010100
0_0_11010100
97 0_0_00110110
0_0_00110110
99 0_0_00110110
0_0_00110110
101 0_0_00011001
0_0_00011001
103 0_0_00011001
0_0_00011001
105 0_0_01000110
0_0_01000110
107 0_0_01000110
0_0_01000110
109 0_0_01000011
0_0_01000011
111 0_0_01000011
0_0_01000011
113 0_0_00100001
```

Appendix B

Schematics




FIGURE B.1: Chip schematics




FIGURE B.3: Datapath schematics




FIGURE B.4: 8-bit multiplier schematics




FIGURE B.6: 10-bit enable flop schematics




FIGURE B.7: 8-bit resettable flop schematics




FIGURE B.8: CSA cell schematics




FIGURE B.9: PG cell schematics




FIGURE B.10: XOR2 schematics




FIGURE B.11: OAI schematics




FIGURE B.12: NOR2 schematics




FIGURE B.13: AOI4 schematics




FIGURE B.14: A2o1_1x schematics




FIGURE B.15: AND4 schematics

Appendix C

Layout




FIGURE C.1: Chip layout




FIGURE C.2: Padframe layout




FIGURE C.3: Datapath layout




FIGURE C.4: 8-bit multiplier layout




FIGURE C.5: Synthesize controller layout




FIGURE C.6: 10-bit enable flop layout




FIGURE C.7: 8-bit resettable flop layout




FIGURE C.8: CSA cell layout




FIGURE C.9: PG cell layout




FIGURE C.10: XOR2 layout




FIGURE C.11: OAI layout




FIGURE C.12: NOR2 layout




FIGURE C.13: AOI4 layout




FIGURE C.14: A2o1.1x layout




FIGURE C.15: AND4 layout